

DATASHEET

Description

The 9DBV0631 is a member of IDT's 1.8V Very-Low-Power (VLP) PCIe family. The device has 6 output enables for clock management and 3 selectable SMBus addresses.

Recommended Application

1.8V PCIe Gen1-2-3 Zero Delay/Fanout Buffer (ZDB/FOB)

Output Features

• 6 - 1-200 MHz Low-Power (LP) HCSL DIF pairs


Key Specifications

- DIF additive cycle-to-cycle jitter <5ps
- DIF output-to-output skew <60ps
- DIF additive phase jitter is <100fs rms for PCle Gen3
- DIF additive phase jitter <300fs rms for SGMII

Features/Benefits

- LP-HCSL outputs; save 12 resistors compared to standard PCIe devices
- 55mW typical power consumption in PLL mode; minimal power consumption
- Outputs can optionally be supplied from any voltage between 1.05 and 1.8V; maximum power savings
- OE# pins; support DIF power management
- HCSL-compatible differential input; can be driven by common clock sources
- Spread Spectrum tolerant; allows reduction of EMI
- Programmable Slew rate for each output; allows tuning for various line lengths
- Programmable output amplitude; allows tuning for various application environments
- Pin/software selectable PLL bandwidth and PLL Bypass; minimize phase jitter for each application
- Outputs blocked until PLL is locked; clean system start-up
- Configuration can be accomplished with strapping pins;
 SMBus interface not required for device control
- 3.3V tolerant SMBus interface works with legacy controllers
- Space saving 40-pin 5x5mm MLF; minimal board space
- 3 selectable SMBus addresses; multiple devices can easily share an SMBus segment


Block Diagram



1



Pin Configuration



40-VFQFPN

^ prefix indicates internal Pull-Up Resistor v prefix indicates Internal Pull-Down Resistor 5mm x 5mm 0.4mm pin pitch

SMBus Address Selection Table

	SADR	Address	+ Read/Write bit
State of SADR on first application of	0	1101011	Х
CKPWRGD PD#	M	1101100	Х
CKI WKOD_I D#	1	1101101	X

Power Management Table

CKPWRGD PD#	CLK_IN	SMBus OEx# Pin		D	PLL	
CKFWKGD_FD#	CLK_III	OEx bit	OLX# FIII	True O/P	Comp. O/P	FLL
0	X	Х	Х	Low	Low	Off
1	Running	0	Х	Low	Low	On ¹
1	Running	1	0	Running	Running	On ¹
1	Running	1	1	Low	Low	On ¹

^{1.} If Bypass mode is selected, the PLL will be off, and outputs will follow this table.



Power Connections

Pin Number			Description
VDD	VDDIO	GND	Description
			Input
5		41	receiver
			analog
11		8	Digital Power
16 01	12,17,26,32,	41	DIF outputs,
16, 31	12,17,26,32, 39	41	Logic
25		41	PLL Analog

Frequency Select Table

FSEL Byte3 [1:0]	CLK_IN (MHz)	DIFx (MHz)
		` ′
00	100.00	CLK_IN
01	50.00	CLK_IN
10	125.00	CLK_IN
11	Reserved	Reserved

PLL Operating Mode

		Byte1 [7:6]	Byte1 [4:3]
HiBW_BypM_LoBW#	MODE	Readback	Control
0	PLL Lo BW	00	00
M	Bypass	01	01
1	PLL Hi BW	11	11




Pin Descriptions

PIN#	PIN NAME	PIN TYPE	DESCRIPTION
1	vSADR_tri	LATCHED IN	Tri-level latch to select SMBus Address. See SMBus Address Selection Table.
2	^vHIBW_BYPM_LOBW#	LATCHED	Trilevel input to select High BW, Bypass or Low BW mode.
	^VHIDVV_DTFIVI_LODVV#	IN	See PLL Operating Mode Table for Details.
3	FB_DNC	DNC	True clock of differential feedback. The feedback output and feedback input are connected
	15_5140	Dito	internally on this pin. Do not connect anything to this pin.
4	FB_DNC#	DNC	Complement clock of differential feedback. The feedback output and feedback input are
			connected internally on this pin. Do not connect anything to this pin.
5	VDDR1.8	PWR	1.8V power for differential input clock (receiver). This VDD should be treated as an Analog power rail and filtered appropriately.
6	CLK_IN	IN	True Input for differential reference clock.
7	CLK_IN#	IN	Complementary Input for differential reference clock.
8	GNDDIG	GND	Ground pin for digital circuitry
9	SCLK_3.3	IN	Clock pin of SMBus circuitry, 3.3V tolerant.
	SDATA_3.3	I/O	Data pin for SMBus circuitry, 3.3V tolerant.
11	VDDDIG1.8		1.8V digital power (dirty power)
12	VDDIO	PWR	Power supply for differential outputs
			Active low input for enabling DIF pair 0. This pin has an internal pull-down.
13	vOE0#	IN	1 = disable outputs, 0 = enable outputs
14	DIF0	OUT	Differential true clock output
15	DIF0#	OUT	Differential Complementary clock output
16	VDD1.8	PWR	Power supply, nominal 1.8V
17	VDDIO	PWR	Power supply for differential outputs
18	DIF1	OUT	Differential true clock output
—		OUT	·
19 20	DIF1# NC	N/A	Differential Complementary clock output No Connection.
20	NC .	IN/A	Active low input for enabling DIF pair 1. This pin has an internal pull-down.
21	vOE1#	IN	1 =disable outputs, 0 = enable outputs
22	DIF2	OUT	Differential true clock output
		OUT	
23	DIF2#	001	Differential Complementary clock output
24	vOE2#	IN	Active low input for enabling DIF pair 2. This pin has an internal pull-down.
0.5	VDDA1 0	DWD	1 =disable outputs, 0 = enable outputs
25	VDDA1.8		1.8V power for the PLL core.
26	VDDIO	PWR	Power supply for differential outputs
27	DIF3	OUT	Differential true clock output
28	DIF3#	OUT	Differential Complementary clock output
29	vOE3#	IN	Active low input for enabling DIF pair 3. This pin has an internal pull-down.
- 00	NO		1 =disable outputs, 0 = enable outputs
30	NC VDD1.0		No Connection.
31	VDD1.8		Power supply, nominal 1.8V
32	VDDIO	PWR	Power supply for differential outputs Differential true clock output
33	DIF4	OUT	Differential true clock output
34	DIF4#	OUT	Differential Complementary clock output
35	vOE4#	IN	Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
36	DIF5	OUT	Differential true clock output
37	DIF5#		Differential Complementary clock output
37	חו טπ	001	Active low input for enabling DIF pair 5. This pin has an internal pull-down.
38	vOE5#	IN	1 =disable outputs, 0 = enable outputs
39	VDDIO	PWR	Power supply for differential outputs
- 39	סוממי	1 4417	Input notifies device to sample latched inputs and start up on first high assertion. Low enters
40	^CKPWRGD_PD#	IN	Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal
40	ONF WINGU_FU#	l IIN	pull-up resistor.
41	ePAD	GND	Connect paddle to ground.
41	פו עה	GIVD	Connect paddle to ground.




Test Loads



Alternate Differential Output Terminations

Rs	Zo	Units
33	100	Ohms
27	85	Offilis

Driving LVDS



Driving LVDS inputs

	,		
	Receiver has	Receiver does not	
Component	termination	have termination	Note
R7a, R7b	10K ohm	140 ohm	
R8a, R8b	5.6K ohm	75 ohm	
Cc	0.1 uF	0.1 uF	
Vcm	1.2 volts	1.2 volts	



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9DBV0631. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDx		-0.5		2.5	V	1,2
Input Voltage	V_{IN}		-0.5		V _{DD} +0.5	V	1,3
Input High Voltage, SMBus	V_{IHSMB}	SMBus clock and data pins			3.6	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Clock Input Parameters

TA = T_{AMB}; Supply Voltage per VDD, VDDIO of normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input High Voltage - DIF_IN	V_{IHDIF}	Differential inputs (single-ended measurement)	300	750	1150	mV	1
Input Low Voltage - DIF_IN	V_{ILDIF}	Differential inputs (single-ended measurement)	V _{SS} - 300	0	300	mV	1
Input Common Mode Voltage - DIF_IN	V_{COM}	Common Mode Input Voltage	200		725	mV	1
Input Amplitude - DIF_IN	V_{SWING}	Peak to Peak value (VIHDIF - VILDIF)	300		1450	mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.35		8	V/ns	1,2
Input Leakage Current	I_{IN}	$V_{IN} = V_{DD}$, $V_{IN} = GND$	-5		5	uA	
Input Duty Cycle	d_{tin}	Measurement from differential wavefrom	45		55	%	1
Input Jitter - Cycle to Cycle	J_{DIFIn}	Differential Measurement	0		150	ps	1

¹ Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

³ Not to exceed 2.5V.

² Slew rate measured through +/-75mV window centered around differential zero



Electrical Characteristics-Input/Supply/Common Parameters-Normal Operating Conditions

TA = T_{AMB}, Voltage per VDD, VDDIO of normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDx	Supply voltage for core and analog	1.7	1.8	1.9	V	
Output Supply Voltage	VDDIO	Supply voltage for Low Power HCSL Outputs	0.95	1.05-1.8	1.9	V	
Ambient Operating	T _{AMB}	Commmercial range	0	25	70	°C	1
Temperature	I AMB	Industrial range	-40	25	85	°C	1
Input High Voltage	V_{IH}	Single-ended inputs, except SMBus	0.75 V _{DD}		$V_{DD} + 0.3$	V	
Input Mid Voltage	V_{IM}	Single-ended tri-level inputs ('_tri' suffix)	$0.4~V_{DD}$		0.6 V _{DD}	V	
Input Low Voltage	V_{IL}	Single-ended inputs, except SMBus	-0.3		0.25 V _{DD}	V	
	I _{IN}	Single-ended inputs, $V_{IN} = GND$, $V_{IN} = VDD$	-5		5	uA	
Input Current	I _{INP}	Single-ended inputs $V_{IN} = 0 \text{ V}$; Inputs with internal pull-up resistors $V_{IN} = \text{VDD}$; Inputs with internal pull-down resistors	-200		200	uA	
	F_{ibyp}	Bypass mode	1		200	MHz	2
Input Frequency	F_{ipll}	100MHz PLL mode	50	100.00	140	MHz	2
input i requericy	F_{ipll}	125MHz PLL mode	62.5	125.00	175	MHz	2
	F_{ipll}	50MHz PLL mode	25	50.00	65	MHz	2
Pin Inductance	L_{pin}				7	nΗ	1
	C _{IN}	Logic Inputs, except DIF_IN	1.5		5	pF	1
Capacitance	C _{INDIF_IN}	DIF_IN differential clock inputs	1.5		2.7	pF	1,6
	C _{OUT}	Output pin capacitance			6	рF	1
Clk Stabilization	T _{STAB}	From V _{DD} Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock			1	ms	1,2
Input SS Modulation Frequency PCIe	f _{MODINPCle}	Allowable Frequency for PCIe Applications (Triangular Modulation)	30		33	kHz	
Input SS Modulation Frequency non-PCIe	f _{MODIN}	Allowable Frequency for non-PCIe Applications (Triangular Modulation)	0		66	kHz	
OE# Latency	t _{LATOE#}	DIF start after OE# assertion DIF stop after OE# deassertion	1		3	clocks	1,3
Tdrive_PD#	t _{DRVPD}	DIF output enable after PD# de-assertion			300	us	1,3
Tfall	t _F	Fall time of single-ended control inputs			5	ns	2
Trise	t _R	Rise time of single-ended control inputs			5	ns	2
SMBus Input Low Voltage	V_{ILSMB}	$V_{DDSMB} = 3.3V$, see note 4 for $V_{DDSMB} < 3.3V$			0.8	V	4
SMBus Input High Voltage	V_{IHSMB}	$V_{DDSMB} = 3.3V$, see note 5 for $V_{DDSMB} < 3.3V$	2.1		3.6	V	5
SMBus Output Low Voltage	V _{OLSMB}	@ I _{PULLUP}			0.4	V	
SMBus Sink Current	I _{PULLUP}	@ V _{OL}	4			mA	
Nominal Bus Voltage	V_{DDSMB}	Bus Voltage	1.7		3.6	V	
SCLK/SDATA Rise Time	t _{RSMB}	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
SCLK/SDATA Fall Time	t _{FSMB}	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
SMBus Operating Frequency	f _{MAXSMB}	Maximum SMBus operating frequency			400	kHz	7

¹Guaranteed by design and characterization, not 100% tested in production.

²Control input must be monotonic from 20% to 80% of input swing.

³Time from deassertion until outputs are >200 mV

 $^{^4}$ For $V_{\text{DDSMB}} < 3.3 V, \ V_{\text{ILSMB}} <= 0.35 V_{\text{DDSMB}}$

 $^{^{5}}$ For $V_{DDSMB} < 3.3V$, $V_{IHSMB} >= 0.65V_{DDSMB}$

⁶DIF_IN input

⁷The differential input clock must be running for the SMBus to be active



Electrical Characteristics-Low-Power HCSL Outputs

TA = T_{AMB}; Supply Voltage per VDD, VDDIO of normal operation conditions, See Test Loads for Loading Conditions

71117 3 1		•					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	dV/dt	Scope averaging on, fast setting	1.7	2.9	4	V/ns	1,2,3
Siew rate	dV/dt	Scope averaging on, slow setting	1.1	2.1	3.4	V/ns	1,2,3
Slew rate matching	□dV/dt	Slew rate matching, Scope averaging on		7	20	%	1,2,4
Voltage High	V _{HIGH}	Statistical measurement on single-ended signal	660	774	850	mV	7
Voltage Low	V_{LOW}	using oscilloscope math function. (Scope averaging on)		18	150	''' ` [7
Max Voltage	Vmax	Measurement on single ended signal using		821	1150	mV	7
Min Voltage	Vmin	absolute value. (Scope averaging off)	-300	-15] ""	7
Vswing	Vswing	Scope averaging off	300	1536		mV	1,2
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	414	550	mV	1,5
Crossing Voltage (var)	Δ-Vcross	Scope averaging off		13	140	mV	1,6

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Current Consumption

TA = TAMME: Supply Voltage per VDD, VDDIO of normal operation conditions. See Test Loads for Loading Conditions

AMD I-I- J I-I	- ,			3	-		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
	I _{DDA}	VDDA+VDDR, PLL Mode, @100MHz		11	15	mA	1
Operating Supply Current	I _{DD}	VDD, All outputs active @100MHz		6	10	mA	1
	I _{DDO}	VDDIO, All outputs active @100MHz		24	30	mA	1
	I _{DDAPD}	VDDA+VDDR, CKPWRGD_PD#=0		0.4	0.6	mA mA mA mA mA	1, 2
Powerdown Current	I _{DDPD}	VDD, CKPWRGD_PD#=0		0.5	0.8	mA	1, 2
	I _{DDOPD}	VDDIO, CKPWRGD_PD#=0		0.0003	0.1	mA	1, 2

¹ Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

⁷ At default SMBus settings.

² Input clock stopped.



Electrical Characteristics-Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA = T_{AMB}; Supply Voltage per VDD, VDDIO of normal operation conditions, See Test Loads for Loading Conditions

THE TAME, Supply Tellage per TBB, TBBIG of Hermal operation certaintener, 200 Test 2000 101 2000 101							
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
DLL Bandwidth	PLL Bandwidth BW -3dB point in High BW Mod		1.8	2.7	3.8	MHz	1,5
PLL Barldwidtri	DVV	-3dB point in Low BW Mode	0.8	1.4	2	MHz	1,5
PLL Jitter Peaking	t _{JPEAK}	Peak Pass band Gain	•	1.1	2	dB	1
Duty Cycle	t _{DC}	Measured differentially, PLL Mode	45	50.1	55	%	1
Duty Cycle Distortion	t _{DCD}	Measured differentially, Bypass Mode @100MHz	-1	0.0	1	%	1,3
Skow Input to Output	t _{pdBYP}	Bypass Mode, V _T = 50%	3000	3636	4500	ps	1
Skew, Input to Output	t _{pdPLL}	PLL Mode V _T = 50%	0	81	200	ps	1,4
Skew, Output to Output	t _{sk3}	V _T = 50%		26	50	ps	1,4
Jitter, Cycle to cycle	+.	PLL mode	•	13	50	ps	1,2
Sitter, Cycle to cycle	t _{jcyc-cyc}	Additive Jitter in Bypass Mode		0.1	5	ps	1,2

¹ Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Phase Jitter Parameters

TA = T_{AMB}; Supply Voltage per VDD, VDDIO of normal operation conditions, See Test Loads for Loading Conditions

						INDUSTRY		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	LIMIT	UNITS	Notes
PARAMETER Phase Jitter, PLL Mode	t _{jphPCleG1}	PCIe Gen 1		31	52	86	ps (p-p)	1,2,3,5
	t	PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		0.8	1.4	3	ps (rms)	1,2,3,5
	t _{jphPCleG2}	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		2.3	2.5	3.1	ps (rms)	1,2,3,5
Phase Jitter, PLL Mode	t _{jphPCleG3}	PCIe Gen 3 Common Clock Architecture (PLL BW of 2-4 or 2-5MHz, CDR = 10MHz)		0.5	0.6	1	ps (rms)	1,2,3,5
	t _{jphPCle} G3SRn S	PCIe Gen 3 Separate Reference No Spread (SRnS) (PLL BW of 2-4 or 2-5MHz, CDR = 10MHz)		0.5	0.6	0.7	ps (rms)	1,2,3,5
	t _{jphSGMII}	125MHz, 1.5MHz to 20MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz		1.9	2	N/A	ps (rms)	1,2,3,5
	t _{jphPCleG1}	PCle Gen 1		0.1	5	N/A	ps (p-p)	1,2,3
	t	PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		0.1	0.4	N/A	ps (rms)	1,2,5
	t _{jphPCleG2}	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		0.10	0.3	N/A	ps (rms)	1,2,5
Additive Phase Jitter	t _{jphPCleG3}	PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz)		0.00	0.1	N/A	ps (rms)	1,2,4,5
	t _{jphSGMIIM0}	125MHz, 1.5MHz to 10MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz		165	200	N/A	fs (rms)	1,6
	t _{jphSGMIIM1}	125MHz, 12kHz to 20MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz		251	300	N/A	fs (rms)	1,6

¹Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

⁴ All outputs at default slew rate

⁵ The MIN/TYP/MAX values of each BW setting track each other, i.e., Low BW MAX will never occur with Hi BW MIN.

² See http://www.pcisig.com for complete specs

³ Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.


⁴ For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)^2 - (input jitter)^2]

⁵ Driven by 9FGV0831 or equivalent

⁶ Rohde&Schartz SMA100



Additive Phase Jitter: 125M (12kHz to 20MHz)





General SMBus Serial Interface Information

How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

1			
Index Blo	ock Write (Operat	tion
Controller	(Host)		IDT (Slave/Receiver)
Т	starT bit		
Slave Add	ress		
WR	WRite		
			ACK
Beginning	Byte = N		
			ACK
Data Byte	Count = X		
			ACK
Beginning	Byte N	×	
		X Byte	ACK
0			
0			0
0			0
			0
Byte N + X	(- 1		
			ACK
Р	stoP bit		

Note: Read/Write address is latched on SADR pin.

How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- · Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

Index B	lock Read Operat	tion	
Controlle	r (Host)		IDT
Т	starT bit		
Slave Ad	dress		
WR	WRite		
			ACK
Beginning	g Byte = N		
			ACK
RT	Repeat starT		
Slave Ad	dress		
RD	ReaD		
			ACK
			Data Byte Count=X
ACK			
			Beginning Byte N
ACK			
			0
0			0
0	0		0
0		X Byte	
	<u> </u>	×	Byte N + X - 1
N	Not acknowledge		
Р	stoP bit		



SMBus Table: Output Enable Register ¹

Byte 0	Name	Control Function	Type	0	1	Default	
Bit 7	DIF OE5	Output Enable	RW	Low/Low	Enabled	1	
Bit 6	DIF OE4	Output Enable	RW	Low/Low	Enabled	1	
Bit 5	Reserved						
Bit 4	DIF OE3	Output Enable	RW	Low/Low	Enabled	1	
Bit 3	DIF OE2	Output Enable	RW	Low/Low	Enabled	1	
Bit 2	DIF OE1	Output Enable	RW	Low/Low	Enabled	1	
Bit 1	Reserved						
Bit 0	DIF OE0	Output Enable	RW	Low/Low	Enabled	1	

^{1.} A low on these bits will overide the OE# pin and force the differential output Low/Low

SMBus Table: PLL Operating Mode and Output Amplitude Control Register

Byte 1	Name	Control Function	Type	0	1	Default
Bit 7	PLLMODERB1	PLL Mode Readback Bit 1	R	See PLL Operat	Latch	
Bit 6	PLLMODERB0	PLL Mode Readback Bit 0	R	See FLL Opera	Latch	
Bit 5	PLLMODE_SWCNTRL	Enable SW control of PLL	RW	Values in B1[7:6]	Values in B1[4:3]	0
DIL 3	I LEWODE_OWGITTE	Mode:	IXVV	set PLL Mode	set PLL Mode	
Bit 4	PLLMODE1	PLL Mode Control Bit 1	RW ¹	See PLL Operat	0	
Bit 3	PLLMODE0	PLL Mode Control Bit 0	RW ¹	See FLL Opera	ing wode rable	0
Bit 2		Reserved				1
Bit 1	AMPLITUDE 1	Controls Output Amplitude	RW	00 = 0.6V	01 = 0.7V	1
Bit 0	AMPLITUDE 0	Controls Output Amplitude	RW	10= 0.8V	11 = 0.9V	0

^{1.} B1[5] must be set to a 1 for these bits to have any effect on the part.

SMBus Table: DIF Slew Rate Control Register

Byte 2	Name	Control Function	Туре	0	1	Default
Bit 7	SLEWRATESEL DIF5	Adjust Slew Rate of DIF5	RW	Slow setting	Fast setting	1
Bit 6	SLEWRATESEL DIF4	Adjust Slew Rate of DIF4	RW	Slow setting	Fast setting	1
Bit 5	Reserved					
Bit 4	SLEWRATESEL DIF3	Adjust Slew Rate of DIF3	RW	Slow setting	Fast setting	1
Bit 3	SLEWRATESEL DIF2	Adjust Slew Rate of DIF2	RW	Slow setting	Fast setting	1
Bit 2	SLEWRATESEL DIF1	Adjust Slew Rate of DIF1	RW	Slow setting	Fast setting	1
Bit 1	Reserved					
Bit 0	SLEWRATESEL DIF0	Adjust Slew Rate of DIF0	RW	Slow setting	Fast setting	1

SMBus Table: Frequency Select Control Register

Byte 3	Name	Control Function	Туре	0	1	Default	
Bit 7		Reserved					
Bit 6		Reserved					
Bit 5	FREQ_SEL_EN	Enable SW selection of frequency	RW	SW frequency change disabled	SW frequency change enabled	0	
Bit 4	FSEL1	Freq. Select Bit 1	RW ¹	See Frequenc	0		
Bit 3	FSEL0	Freq. Select Bit 0	RW ¹	See i requerio	y Select Table	0	
Bit 2		Reserved				1	
Bit 1	Reserved					1	
Bit 0	SLEWRATESEL FB	Adjust Slew Rate of FB	RW	Slow setting	Fast setting	1	

^{1.} B3[5] must be set to a 1 for these bits to have any effect on the part.

Byte 4 is Reserved and reads back 'hFF



SMBus Table: Revision and Vendor ID Register

Byte 5	Name	Control Function	Туре	0	1	Default
Bit 7	RID3		R		0	
Bit 6	RID2	Revision ID	R	A rev = 0000		0
Bit 5	RID1	Revision ib	R			0
Bit 4	RID0		R		0	
Bit 3	VID3		R		0	
Bit 2	VID2	VENDOR ID	R	0001	– IDT	0
Bit 1	VID1	VENDOR ID	R	0001 = IDT		0
Bit 0	VID0		R			1

SMBus Table: Device Type/Device ID

Byte 6	Name	Control Function	Туре	0	1	Default	
Bit 7	Device Type1	Device Type	R 00 = FG, 01 = DB		01 = DB	0	
Bit 6	Device Type0	Device Type	R	10 = DM, 11=	DM, 11= DB fanout only		
Bit 5	Device ID5		R			0	
Bit 4	Device ID4		R			0	
Bit 3	Device ID3	Device ID	R	000110 bina	ry or 06 boy	0	
Bit 2	Device ID2	Device ib	R	000110 billa	ry or oo nex	1	
Bit 1	Device ID1		R			1	
Bit 0	Device ID0		R			0	


SMBus Table: Byte Count Register

Byte 7	Name	Control Function	Type	0	1	Default	
Bit 7		Reserved				0	
Bit 6		Reserved					
Bit 5	Reserved						
Bit 4	BC4		RW			0	
Bit 3	BC3	•	RW	Writing to this regist	er will configure how	1	
Bit 2	BC2	Byte Count Programming	RW	many bytes will be r	ead back, default is	0	
Bit 1	BC1		RW	= 8 b	ytes.	0	
Bit 0	BC0		RW			0	

13



Marking Diagrams





Notes:

- 1. "LOT" is the lot sequence number.
- 2. "COO" denotes country of origin.
- 3. "YYWW" is the last two digits of the year and week that the part was assembled.
- 4. Line 2: truncated part number
- 5. "L" denotes RoHS compliant package.
- 6. "I" denotes industrial temperature range device.

Thermal Characteristics


PARAMETER	SYMBOL	CONDITIONS	PKG	TYP VALUE	UNITS	NOTES
Thermal Resistance	θ_{JC}	Junction to Case	NDG40	42	°C/W	1
	θ_{Jb}	Junction to Base		2.4	°C/W	1
	θ_{JA0}	Junction to Air, still air		39	°C/W	1
	θ_{JA1}	Junction to Air, 1 m/s air flow		33	°C/W	1
	θ_{JA3}	Junction to Air, 3 m/s air flow		28	°C/W	1
	θ_{JA5}	Junction to Air, 5 m/s air flow		27	°C/W	1

¹ePad soldered to board



Package Outline and Package Dimensions (NDG40)

Package dimensions are kept current with JEDEC Publication No. 95



	Millimeters		
Symbol	Min	Max	
А	0.80	1.00	
A1	0	0.05	
A3	0.20 Reference		
b	0.18	0.30	
е	0.40 BASIC		
N	40		
N _D	10		
N _E	10		
D x E BASIC	5.00 x 5.00		
D2	3.55	3.80	
E2	3.55	3.80	
L	0.30	0.50	

Ordering Information

Part / Order Number	Shipping Packaging	Package	Temperature	
9DBV0631BKLF	Trays	40-pin VFQFPN	0 to +70° C	
9DBV0631BKLFT	Tape and Reel	40-pin VFQFPN	0 to +70° C	
9DBV0631BKILF	Trays	40-pin VFQFPN	-40 to +85° C	
9DBV0631BKILFT	Tape and Reel	40-pin VFQFPN	-40 to +85° C	

[&]quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

[&]quot;B" is the device revision designator (will not correlate with the datasheet revision).



Revision History

	I		I	T	
Rev.	Intiator	Issue Date	Description	Page #	
A RDW			1. Pinout changed from 48 to 40 pins. Paddle is now GND		
			2. Thermal data added		
	9/5/2012	3. General Description/Front Page Text updated to match other	Various		
		9DBVxx31 devices.			
		4. SMBus updated.			
			5. Power Ground Connections updated.		
			6. Electrical tables updated.		
			7. Move to preliminary.		
В	RDW	9/17/2012	1. Changed ordering information from 9DBV0631A to 9DBV0631B		
			1. Changed VIH min. from 0.65*VDD to 0.75*VDD		
C RDW	2/25/2013	2. Changed VIL max. from 0.35*VDD to 0.25*VDD	6		
	אטח	V 2/23/2013	3. Added missing mid-level input voltage spec (VIM) of 0.4*VDD to		
			0.6*VDD.		
D	S.L.	7/7/2014	Updated top-side deive marking and associated notes.	12	
			Updated front page text for consistency.		
			2. Updated block diagram for consistency.		
E RDW	RDW 9/10/2014	3. Updated electrical tables with characterization data.	Various		
		4. Updated SMBus nomenclature - bits did NOT change.			
			5. Converted to new doc template.		
			6. Changed IDD spec from 8mA to 10mA MAX.		
F	RDW	11/7/2014	Widened input frequency ranges for PLL modes.	7	
		RDW 4/28/2016 2. Up	1. Updated max frequency of 100MHz PLL mode to 140MHz	7	
G RI	RDW		2. Updated max frequency of 125MHz PLL mode to 175MHz		
			3. Updated max frequency of 50MHz PLL mode to 65MHz		
Н	RDW	7/27/2016	Corrected ordering information typo by adding "T" for Tape and Reel	15	
	NDW 1/21/2016	devices.	10		



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com Sales

1-800-345-7015 or 408-284-8200

Fax: 408-284-2775 www.idt.com/go/sales **Tech Support**

www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2016 Integrated Device Technology, Inc.. All rights reserved.